WENLAI ZHAO, HAOHUAN FU, JIARUI FANG, WEIJIE ZHENG, LIN GAN, and GUANGWEN YANG, Tsinghua University

The Sunway TaihuLight supercomputer is powered by SW26010, a new 260-core processor designed with onchip fusion of heterogeneous cores. In this article, we present our work on optimizing the training process of convolutional neural networks (CNNs) on the Sunway TaihuLight supercomputer. Specifically, a highly efficient library (swDNN) and a customized Caffe framework (swCaffe) are proposed. Architecture-oriented optimization methods targeting the many-core architecture of SW26010 are introduced and are able to achieve 10 11 48 times speedup for the convolution routine in swDNN and 4 times speedup for the complete training process 12 of the VGG-16 network using swCaffe, compared to the unoptimized algorithm and framework. Compared to 13 the cuDNN library and the Caffe framework based on the NVIDIA K40m GPU, the proposed swDNN library and swCaffe framework on SW26010 have nearly half the performance of K40m in single -precision and have 14 3.6 times and 1.8 times speedup over K40m in double precision, respectively. 15

16 CCS Concepts: • Computing methodologies -> Neural networks; • Computer systems organization 17 \rightarrow Multicore architectures;

Additional Key Words and Phrases: Convolutional neural network, deep learning, heterogeneous many-core 18 architecture, Sunway TaihuLight supercomputer 19

This article is an extension of a conference paper: "swDNN: A Library for Accelerating Deep Learning Applications on Sunway TaihuLight" published in IPDPS 2017 [10]. We consider this work an improved edition of the conference paper with new contributions listed as follows:

- · We present a more systemic algorithm design and optimization process with methods related to the local directive memory usage, register communication, and instruction pipeline, including a modified performance model and a new register blocking strategy based on the previous work.
- We propose algorithm design and optimization methods to support single precision on SW26010.
- We present the swDNN library with a four core-group (CG) parallelization to support different CNN layers.
- We propose swCaffe, an optimized Caffe framework that can support a highly efficient CNN training process on the Sunway TaihuLight supercomputer.
- · We present algorithm and framework evaluation with both float and double precision for training practical CNN models to provide more comprehensive performance results.

This work was supported in part by the National Key R&D Program of China (grant 2016YFA0602200), by the National Natural Science Foundation of China (grants 4137411, 91530323, 61702297, and 61672312), and by the China Postdoctoral Science Foundation (2016M601031).

Authors' addresses: W. Zhao, J. Fang, W. Zheng, L. Gan, and G. Yang, Department of Computer Science and Technology, Tsinghua University, Beijing 100084; H. Fu (corresponding author), Department of Earth System Science, Tsinghua University, Beijing 100084, China; email: haohuan@tsinghua.edu.cn. All authors are concurrently with the National Supercomputing Center in Wuxi, Wuxi, 214000, Jiangsu Province, China.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org. © 2018 ACM 1544-3566/2018/03-ART13 \$15.00

https://doi.org/10.1145/3177885

Q1

ACM Transactions on Architecture and Code Optimization, Vol. 15, No. 1, Article 13. Publication date: March 2018.

13

1

2

3

4 5

6 7

8 9 13:2

20 ACM Reference format:

21 Wenlai Zhao, Haohuan Fu, Jiarui Fang, Weijie Zheng, Lin Gan, and Guangwen Yang. 2018. Optimizing

- 22 Convolutional Neural Networks on the Sunway TaihuLight Supercomputer. ACM Trans. Archit. Code Optim.
- 23 15, 1, Article 13 (March 2018), 26 pages.
- 24 https://doi.org/10.1145/3177885
- 25

26 1 INTRODUCTION

^{Q2}₂₇ The convolutional neural network (CNN [14]) is one of the most successful deep learning models
in modern artificial intelligence applications [8, 12, 20, 22, 24]. The training process of CNN
involves a large amount of computation and has become a popular research topic in the field of
high performance computing (HPC). GPUs have currently been considered as the most efficient
hardware choice for deep learning tasks and can support high-level deep learning frameworks [1,
4, 7, 13].

Sunway TaihuLight [11], a supercomputer that ranks number one in the latest release (November 2017) of the TOP 500 list with over 100 PFlops computing capacity, is powered by the SW26010 many-core processor, which is designed with on-chip fusion of heterogeneous cores and is able to provide a peak double-precision performance of 3.06 TFlops. SW26010 introduces several unique features that could potentially accelerate the training process of CNNs, such as user-controlled local directive memory (LDM), hardware-supported register-level data sharing, and a unified memory space shared by all processing elements.

40 Our previous publication [10] introduced the optimization of convolutional algorithm targeting 41 the many-core architecture of SW26010. As an extension of the previous work, in this article we 42 present a more systemic optimization process to accelerate CNN training tasks on the Sunway Tai-43 huLight supercomputer. Specifically, a highly efficient library and a customized Caffe framework 44 for the SW26010 many-core processor are proposed.

- The major contributions of this article include the following:
- The major contributions of this different menuale the rono wing.
- We propose algorithm design and optimization methods related to the LDM usage, reg ister communication, and instruction pipeline, guided by a performance model. The opti mized convolution routine can achieve 48 times speedup over the basic implementation on
 SW26010.
- A customized deep learning library for the SW26010 many-core processor is developed,
 called *swDNN*, to provide the support for various computation and data processing layers
 in CNN models.
- An optimized Caffe framework for the SW26010 many-core processor is proposed, called
 swCaffe, which is integrated with the swDNN library and supports a four core-group (CG)
 parallelization on a SW26010 processor. The swCaffe framework can achieve about 4 times
 speedup over a BLAS-based Caffe framework on SW26010.
- 57 Evaluation results also show that the proposed convolution implementation and the swCaffe 58 framework have nearly half the performance of the NVIDIA K40m GPU in single precision while 59 achieving 3.6 times and 1.8 times speedup over K40m in double precision, respectively.

The article is organized as follows. Section 2 introduces the background of the work, including the CNN algorithms, the detailed architecture of SW26010, and the related work on the optimization of CNN algorithms. Section 3 presents the performance model and architecture-oriented optimization methods targeting the convolution algorithm, including the evaluation of the implementation. Section 4 presents the swDNN library and the swCaffe framework, as well as the

Table 1. Configurations

	of a Convolutional Layer
N _i	Number of input feature maps
R_i	Height of an input feature map
C_i	Width of an input feature map
No	Number of output feature maps
$\overline{R_o}$	Height of an output feature map
Co	Width of an output feature map
Κ	Size of convolution kernel

evaluation of the complete training process with swCaffe on a SW26010 many-core processor.65Section 5 presents our conclusion.66

2 BACKGROUND

2.1 Convolutional Neural Networks

CNNs usually contain multiple computing layers, among which convolutional layers usually ac-69 count for the majority of the computing time (greater than 90%). We first give the description of 70 the convolutional layer configurations, listed in Table 1. The input data of a convolutional layer 71 consists of N_i channels, each of which can be considered as a feature map with size of $R_i \times C_i$. 72 Similarly, the output of a convolutional layer consists of N_o feature maps with size of $R_o \times C_o$. To 73 calculate the values in an output feature map, N_i convolutional kernels with size of $K \times K$ and 1 74 bias value are required. Each kernel convolutes with an input feature map. The output value equals 75 the sum of N_i convolution results and the bias value. Therefore, there are $N_i \times N_o$ convolutional 76 77 kernels and N_o bias in a convolutional layer.

The training process of a CNN model is based on the stochastic gradient descent (SGD) 78 algorithm. In each training step, the network is trained with a batch of samples. We define the 79 batch size as B_s , and the original algorithm of a convolutional layer in a training iteration can 80 be described as Algorithm 1. The input data, output data, and convolution weights are organized 81 in four-dimension tensors, and there are seven nested loops in the algorithm, which provides 82 possibilities for the parallel optimization on many-core processors like SW26010. 83

In addition to convolutional layers, a CNN usually contains other kinds of layers, such as pooling layers, fully connected layers, softmax layers, and other data processing layers, such as activation function layers and normalization layers. Different CNN models have different network structures, which describe how different kinds of layers are stacked in the neural network. 87

The major algorithm of fully connected layers is matrix multiplication, which can be supported by the high-performance basic linear algebra subprograms (BLAS). Other layers, such as pooling, activation functions, and softmax, can be considered as data processing layers, and they are not the critical points of performance optimization. 91

2.2 SW26010 Many-Core Architecture

Figure 1 shows the architecture of a SW26010 many-core processor. SW26010 consists of four CGs,93and each CG includes 65 cores: one management processing element (MPE), and 64 computing94processing elements (CPEs) organized as an 8×8 mesh. The MPE and CPE are both complete9564-bit RISC cores but serve different roles in a computing task.96

ACM Transactions on Architecture and Code Optimization, Vol. 15, No. 1, Article 13. Publication date: March 2018.

92

67

68



Fig. 1. SW26010 architecture.

ALGORITHM 1: Original Algorithm of a Convolutional Layer

```
    //IN[B<sub>s</sub>][N<sub>i</sub>][R<sub>i</sub>][C<sub>i</sub>], OUT[B<sub>s</sub>][N<sub>o</sub>][R<sub>o</sub>][C<sub>o</sub>], CONVW[N<sub>o</sub>][N<sub>i</sub>][K<sub>r</sub>][K<sub>c</sub>], and b[N<sub>o</sub>] are input/output feature maps, convolutional kernels, and bias
    //K<sub>i</sub> = K<sub>i</sub> = K represent the number of range and columns of a 2 dimensional convolutional kernel.
```

- 2: $//K_r = K_c = K$ represent the number of rows and columns of a 2-dimensional convolutional kernel
- 3: //The output images OUT are initialized with the bias \boldsymbol{b}
- 4: **for** $cB := 0 : 1 : B_s$ **do**
- 5: **for** $cN_o := 0 : 1 : N_o$ **do**
- 6: **for** $cR_o := 0 : 1 : R_o$ **do**
- 7: **for** $cC_o := 0 : 1 : C_o$ **do**
- 8: **for** $cN_i := 0 : 1 : N_i$ **do**
- 9: **for** $cK_r := 0 : 1 : K_r$ **do**
- 10: **for** $cK_c := 0 : 1 : K_c$ **do**

11: $OUT[cB][cN_o][cR_o][cC_o] + = CONVW[cN_o][cN_i][Kr - 1 - cK_r][K_c - 1 - cK_c]$

* $IN[cB][cN_i][cR_o + cK_r][cC_o + cK_c];$ 12: end for

 13:
 end for

 14:
 end for

- 14: end f 15: end for
- 16: end for
- 17: end for
- 18: end for

An MPE has a 32KB L1 instruction cache, a 32KB L1 data cache, and a 256KB L2 cache, supporting
 the complete interrupt functions, memory management, superscalar, and out-of-order instruction
 issue/execution.

The CPE is designed for maximizing the aggregated computing throughput while minimizing the complexity of the microarchitecture. Each CPE has a 16KB L1 instruction cache and a 64KB LDM. The LDM can be considered as a user-controlled fast buffer, which allows orchestrated memory usage strategies for different implementations, so the LDM-level optimization is one of the important ways to improve the computation throughput.

A CPE has 32 vector registers (256 bits) and two execution pipelines (P0 and P1). P0 supports scalar and vectorized computing operations of both floating-point and integer, whereas P1 supports scalar and vectorized data load/store, compare, jump operations, and scalar integer operations. The double pipelines provide an opportunity for the overlapping of data accessing and

13:4

computation operations. Therefore, register-level and instruction-level optimizations are also important to performance. 109

Inside the 8×8 CPE mesh, there is a control network, a data transfer network (connecting the111CPEs to the memory interface), eight column communication buses, and eight row communication112buses. Each CPE has two 1,024-bit send buffers and two 1,024-bit receive buffers for column and113row communication separately. The communication buses and buffers enable fast register-level114data communication between CPEs of same column and same row, providing an important data115sharing and cooperation capability within the CPE mesh.116

In the instruction set, there are customized load/store instructions to support both vectorized 117 data access and data sharing in a nonblocking mode. For example, a *vldr* instruction first loads 118 256-bit data into a vector register and then performs the *row broadcast*; a *vlddec* instruction first 119 loads 64-bit data into a scalar register, then extends (copies) the data to fill a vector register, and 120 finally performs the *column broadcast*. Based on these instructions, highly efficient data access and 121 register communication can be realized. 122

Each CG connects to a memory controller (MC), through which 8GB memory space can be 123 accessed and shared by the MPE and the CPE mesh. The maximum memory bandwidth of an 124 MC is 36GB/s. An on-chip network (NoC) connects four CGs, so the memory of a CG can also 125 be shared to other CGs. Users can explicitly set the size of each CG's private memory space 126 and the size of the shared memory space. Through NoC, data sharing between four CGs can be 127 implemented without memory data copy, which enables highly efficient CG-level parallelism for 128 communication-intensive problems. Under the sharing mode, the maximum memory bandwidth 129 of four CGs is up to 144GB/s. 130

2.3 Related Works

131

A straightforward implementation of the original convolution algorithm involves strong data dependency in the innermost accumulation computation. To improve the parallelism, several optimization methods are proposed, which can be summarized into the following three categories.

- *Time-domain transformation methods* are first introduced in the early phase of CNN opti-135 mization research [2, 6, 15]. By expanding convolution operations into matrix multiplica-136 tions, the performance can be improved with the help of the BLAS on different hardware 137 platforms. However, additional data transformation is required, which either consumes 138 more memory space and extra data copy operations or involves complicated memory ad-139 dress remapping. Therefore, the memory consumption and bandwidth are major problems 140 for time-domain transformation methods, and the overall performance is limited by the 141 performance of BLAS. 142
- Frequency-domain transformation methods can reduce the arithmetic complexity of convolution operations. FFT-based [18, 23] and Winograd's filtering-based [16] convolution algorithms are proposed and perform well in cases with both large and small convolution kernel sizes. Similar to time domain-based methods, additional data transformation, as well as extra memory consumption, is required, and the overall performance is limited by the performance of transformation.
- Direct convolution optimization methods can reduce the data dependency by redesigning 149 the convolution algorithm with loop reordering and data blocking, so as to improve the 150 parallelism of the core computation. Instead of relying on existing BLAS or FFT libraries, 151 direct convolution implementations require hardware-oriented optimization methods to 152 take full advantage of the hardware architecture, and therefore the overall performance 153 can approach the peak performance of the processor. Moreover, by carefully designing the 154



Fig. 2. Performance model for one CG (EE, execution efficiency; RBW, required bandwidth; MBW, measured bandwidth).

data blocking strategies, additional data transformation and extra memory consumption can be avoided, which is more suitable for memory and bandwidth bounded architectures.

157 In addition to the algorithm optimization, various hardware accelerators are employed to 158 accelerate the convolution computation, such as GPU, FPGA, and ASIC, focusing on both classification and training process of CNNs. FPGAs [19, 25-27] and ASICs [3, 5, 9, 17] are usually 159 160 used for classification tasks due to the customizability of data precision, low latency, and high 161 energy efficiency. GPUs have currently dominated the competition of the HPC platforms for training tasks. Especially, NVIDIA launched GPU like V100, which includes deep learning specific 162 163 units such as tensor cores. Correspondingly, the cuDNN [6] library was released to provide highly efficient routines for deep learning algorithms on NVIDIA GPUs and can be neatly integrated to 164 widely used deep learning frameworks such as Caffe [13] and TensorFlow [1]. 165

To explore the potential of training CNNs on other off-the-shelf many-core processors, in this article we present the detailed architecture-oriented optimization methods for the convolution algorithm on the SW26010 processor. Then we show the design of the deep learning library and the customized Caffe framework dedicated for the SW26010 processor, so as to support a highly efficient training process of the CNN on the Sunway TaihuLight supercomputer.

171 3 CONVOLUTION ALGORITHM OPTIMIZATION

We first introduce a performance model that shows the features of the SW26010 architecture and indicates the key factors that could affect the performance of an implementation. Guided by the performance model, we redesign the convolution algorithm and propose LDM-related, registerrelated, and instruction-related methods for further optimizations.

176 3.1 Performance Model

We consider different factors that affect the performance of one CG and propose a performancemodel shown in Figure 2. The frequency of a CPE is 1.45GHz and the vectorization size is 4.

ACM Transactions on Architecture and Code Optimization, Vol. 15, No. 1, Article 13. Publication date: March 2018.

Assuming that each CPE executes one vector floating-point multiplication and addition (*vfmad*) 179 instruction, the peak performance of a CG can be derived as: 180

$$2 \times 4 \times 1.45 \times 64 = 742.4$$
GFlops (1)

For an implementation, we define the *execution efficiency* (EE) as the ratio of *vfmad* instructions 181 to the total execution cycles. Therefore, considering the loss from EE, the theoretical performance 182 of an implementation is 742.4GFlops \cdot *EE*. 183

Before a computing instruction can be executed, we need to make sure that the data has been 184 loaded into registers. For a *vfmad* instruction, 12 double-precision numbers $(12 \times 64 = 768 \text{ bits})$ 185 are needed. In Figure 2, the *required bandwidth* (RBW) of an implementation is defined as the 186 minimum data access bandwidth that could overlap the data access and computation. 187

A CPE supports two data access patterns to load the data into registers. One is the global 188 memory access (gload instruction), which can load 64 bits of data into a scalar register directly 189 from main memory. In this case, to guarantee the overlapping of computation and data access, the 190 data accessed by a gload instruction should be involved in at least 12 vfmad instructions (768 bits : 191 64 bits). Here we define the computation to data access ratio (CDR), which represents the ratio of 192 computation instructions (vfmad) to data access instructions. In the global memory access pattern, 193 to overlap the computation and data access, the CDR should be greater than 12, which can 194 hardly be met by most algorithms. Therefore, the global memory access pattern is relatively low 195 efficient. 196

The performance model of the global memory access pattern is shown in Figure 2. The maximum 197 memory bandwidth of one CG is about 8GB/s. We denote the RBW by $RBW_{MEM->REG}$. Here we 198 assume that the computation and the data access are parallel processes and are independent, which 199 can be realized through some optimization methods, such as double buffering (see Section 3.3.2). 200 Therefore, if the $RBW_{MEM->REG}$ is greater than 8GB/s, it will lower the performance by a rate of 201 $\frac{8 \text{ GB/s}}{RBW_{MEM->REG}}$.

The other memory access pattern is to use the LDM as a data cache, which means that the data 203 will be loaded first from the main memory into the LDM and then from the LDM into registers. 204 There are two stages of data accessing in this case. We denote the RBW of the two stages by 205 $RBW_{MEM->LDM}$ and $RBW_{LDM->REG}$. When loading data from the LDM to registers, vectorized 206 load instruction (vload) is supported. Each vload instruction can load 256-bit (32 Bytes) data into 207 a vector register. The execution of load/store instructions usually takes three or four CPU cycles 208 and is a nonblocking process so that we can issue an instruction every cycle and the bandwidth 209 between the LDM and registers is $32 \text{ Bytes} \times 1.45 \text{ GHz} = 46.4 \text{ GB/s}$. 210

Data is transferred from main memory to the LDM through the direct memory access interface 211 (DMA), and the theoretical maximum bandwidth of the DMA is 36GB/s. A DMA put/get operation 212 will access one or more memory blocks, which has a size of 128Bytes for SW26010. The latency of a 213DMA request from CPEs is usually more than 100 CPU cycles. Therefore, theoretically, successive 214 DMA operations with large granularity can make full use of the DMA bandwidth. Practically, the 215 actual bandwidth is not a constant value and is variant with the size of continuous memory access 216 blocks of one CPE. We write a microbenchmark on one CG to measure the actual DMA bandwidth 217 and present the results in Table 2, where Size indicates the granularity of a DMA operation. We 218 denote the measured DMA bandwidth (MBW) by MBW_{MEM->LDM}. We can see that the bandwidth 219 of the DMA ranges from 4GB/s to 36GB/s. In general, a higher bandwidth is achieved when using 220 221 a block size larger than 256Bytes and aligned in 128Bytes.

Figure 2 also shows the performance model of the LDM-cache memory access pattern. Here 222 the required CDR is 3 (768 bits : 256 bits), which is more easily accomplished compared to the 223 global memory access pattern. Our design is based on the LDM-cache memory access pattern. 224

Put Size(Byte) Get Put Size(Byte) Get 4.31 32 2.56 512 27.42 30.34 64 9.00 9.20 576 25.96 28.91 128 17.25 18.83 640 29.05 32.00 29.79 192 17.94 19.82 1024 33.44 256 22.44 25.80 2048 31.32 35.19

Table 2. Measured DMA Bandwidth on One CG(GB/s)

225 According to the performance model, we propose optimization methods to overlap the computation and data access, to increase the MBWMEM->LDM, EE, and to reduce the RBWMEM->LDM 226

227 and *RBW*_{LDM->REG}.

3.2 Algorithm Design 228

Considering the original algorithm of a convolutional layer (Algorithm 1), the inner loops perform 229 230 a $K \times K$ convolution. Usually, the value of K is relatively small and is odd, such as 3, 5, 7. Therefore, 231 it is hard to map the inner loops onto the CPE mesh and is also inefficient for the vectorization of 232 core computation.

233 To improve the parallelism, we reschedule the seven nested loops, making the inner computation to be a matrix multiplication with dimensions N_i , N_o , and B_s , which are relatively large in 234 most convolution layers and are suitable for mapping the inner computation onto the CPE mesh. 235 236 Algorithm 2 shows the optimized algorithm based on matrix multiplication. We call the inner matrix multiplication operation the core computation. To complete the computation of an output 237 matrix (D_o) of size $N_o \times B_s$, each CPE is responsible for a block of size $\frac{N_o}{8} \times \frac{B_s}{8}$. Correspondingly, the input data of a CPE includes a tile of the input matrix W (of size $\frac{N_o}{8} \times N_i$) and a tile of the input 238 239 matrix D_i (of size $N_i \times \frac{B_s}{8}$), both of which can be shared between the CPEs either in the same row 240 or in the same column. Therefore, for the core computation, the amount of data to be accessed by a CPE is $(N_i \times \frac{N_o}{8} + N_i \times \frac{B_s}{8} + \frac{N_o}{8} \times \frac{B_s}{8})$. The amount of *vmadd* instructions is $(N_i \times \frac{N_o}{8} \times \frac{B_s}{8})/4$. We use *vload* instruction for data access, so the theoretical CDR of the core computation is 241 242 243

$$\frac{(N_i \times \frac{N_o}{8} \times \frac{B_s}{8})/4}{(N_i \times \frac{N_o}{8} + N_i \times \frac{B_s}{8} + \frac{N_o}{8} \times \frac{B_s}{8})/4}.$$
(2)

Assuming that N_i , N_o , and B_s have the same value, the CDR can meet the requirement (CDR \geq 244 245 3) of the LDM-cache pattern when the value is larger than 51, which can be realized in most of the 246 convolution layers. For values that are not a multiple of 8, zero padding can be adopted and will not cause too much decrease in performance. Therefore, for brevity, we focus on the configurations 247 248 that are a multiple of 8 in the following discussion. The following sections will show the detailed 249 implementation and optimization methods based on Algorithm 2.

250 3.3 LDM-Related Optimization

251 LDM-related optimization methods are focused on an effective implementation for outer loops of the algorithm. The targets are to realize the overlap of data access from main memory to the 252

253 LDM and the core computation of the CPE mesh, so as to increase $MBW_{MEM->LDM}$ and reduce 254 $RBW_{MEM->LDM}$.

ACM Transactions on Architecture and Code Optimization, Vol. 15, No. 1, Article 13. Publication date: March 2018.



ALGORITHM 2: Matrix Multiplication-Based Convolution Algorithm

1: $//IN[B_s][N_i][R_i][C_i]$, $OUT[B_s][N_o][R_o][C_o]$, $CONVW[N_o][N_i][K_r][K_c]$, and $b[N_o]$ are input/output feature maps, convolutional kernels, and bias 2: $//K_r = K_c = K$ represent the number of rows and columns of a two-dimensional convolutional kernel 3: //The output images OUT are initialized with the bias b 4: **for** $cR_o := 0 : 1 : R_o$ **do for** $cC_o := 0 : 1 : C_o$ **do** 5: $D_o[0:N_o][0:B_s] = (OUT[0:B_s][0:N_o][cR_o][cC_o])^T$ 6: **for** $cK_r := 0 : 1 : K_r$ **do** 7: 8: for $cK_c := 0 : 1 : K_c$ do 9: $W[0:N_0][0:N_i] = CONVW[0:N_0][0:N_i][K-1-cK_r][K-1-cK_c]$ $D_{i}[0:N_{i}][0:B_{s}] = (IN[0:B_{s}][0:N_{i}][cR_{o} + cK_{r}][cC_{o} + cK_{c}])^{T}$ 10: **Core computation**: $D_o + = W \times D_i$ 11: end for 12: end for 13: $OUT[0:B_s][0:N_o][cR_o][cC_o] = (D_o[0:N_o][0:B_s])^T$ 14: end for 15: 16: end for

3.3.1 Optimized Data Layout. The input data of the core computation is a part of the input/ 255 output feature maps and the convolutional kernels. Based on the original data layout, data in 256 W, D_i , D_o is not stored continuously in IN, OUT, and CONVW, so the $MBW_{MEM->LDM}$ will 257 be limited due to small data access block. To increase MBW_{MEM->LDM}, we redesign the data 258 layout of the input/output feature maps and the convolutional kernels as $IN[R_i][C_i][N_i][B_s]$, 259 $OUT[R_o][C_o][N_o][B_s]$, and $CONVW[K_r][K_c][N_o][N_i]$. In addition, we rotate the convolutional 260 kernels on K_r and K_c dimensions to eliminate the coordinate transform in line 6 of Algorithm 2. 261 For IN and OUT, we put B_s as the lowest dimension, which can eliminate the data transposition 262 in lines 3, 7, and 11 of Algorithm 2, and can support vectorized operations on the B_s dimension in 263 the core computation. 264

3.3.2 Double Buffering. Double buffering is adopted to overlap the data access from main mem-265ory to the LDM and the core computation. Because the DMA is asynchronous, we design two LDM266buffers of the same size. While the data in one buffer is used for core computation, the data to be267used in next core computation can be loaded into another buffer. Note that the double buffering de-268sign halves the maximum available space of the LDM for one computation iteration, which means269that for one CPE, only a 32KB LDM is available for the core computation.270

3.3.3 LDM Blocking. We consider the total LDM usage of 64 CPEs in the core computation with271different convolutional-layer configurations. It can be described as follows:272

$$(N_i \times N_o + N_i \times B_s + N_o \times B_s) \times DataLen,$$
(3)

where *DataLen* is the number of bytes for the data type. Assuming that N_i , N_o , and B_s are equal 273 to 256, which are relatively large configurations for most convolutional layers, and the data type 274 is double precision, the total LDM usage of 64 CPEs is $3 \times 256 \times 256 \times 8$ Bytes = 1,536 KBytes. 275 By using register communication techniques, the data stored in one CPE's LDM can be shared to 276 other CPEs (more details will be shown in Section 3.4.1), so the exact LDM usage of each CPE is 277 1,536 KB/64 = 24 KB. Therefore, for most convolutional layers, a 32KB LDM is enough for the core 278 computation, and in other words, it is possible to take advantage of the remaining LDM spaces to 279 improve the overall performance of the implementation. 280

13:10

W. Zhao et al.

ALGORITHM 3: Optimized Algorithm With LDM Blocking

1: $//IN[R_i][C_i][N_i][B_s], OUT[R_o][C_o][N_o][B_s], CONVW[K_r][K_c][N_o][N_i], and b[N_o] are input/output$ feature maps, convolutional kernels, and bias 2: $//K_r = K_c = K$ represent the number of rows and columns of a two-dimensional convolutional kernel 3: //W, \tilde{W} and D_i , $\tilde{D_i}$ represent the double buffering for weight and input feature maps 4: //The output images OUT are initialized with the bias b5: **for** $cR_o := 0 : 1 : R_o$ **do for** $cC_o := 0 : b_C : C_o$ **do** 6: DMA get $D_o[0:b_C][0:N_o][0:B_s] \leftarrow OUT[cR_o][cC_o:cC_o+b_C][0:N_o][0:B_s]$ 7: **for** $cK_r := 0 : 1 : K_r$ **do** 8: 9: for $cK_c := 0 : 1 : K_c$ do 10: DMA get: $\tilde{W}[0:N_o][0:N_i] \leftarrow CONVW[cK_r][cK_c][0:N_o][0:N_i]$ 11: $\tilde{D}_{i}[0:b_{C}][0:N_{i}][0:B_{s}] \leftarrow IN[cR_{o}+cK_{r}][cC_{o}+cK_{c}:cC_{o}+cK_{r}+b_{C}][0:N_{i}][0:B_{s}]$ 12: 13: //Core computation: for $cb_C := 0 : 1 : b_C$ do 14: $D_o[cb_C] + = W \times D_i[cb_C]$ 15: end for 16: Check DMA get $\tilde{W}, \tilde{D_i}$ finished. 17: Exchange W, D_i with $\tilde{W}, \tilde{D_i}$ 18: 19: end for end for 20: DMA put $D_o[0:b_C][0:N_o][0:B_s] \rightarrow OUT[cR_o][cC_o:cC_o+b_C][0:N_o][0:B_s]$ 21: 22: end for 23: end for

In the convolution algorithm, the convolutional kernel is shared by the computation of values in the same output image. In the core computation of Algorithm 2, the data of convolutional kernel (W) is only used for one core computation corresponding to the values in the output feature maps at coordinate (cRo, cCo). To improve the data reuse of W, and in the meantime to improve the CDR of the core computation, we propose an LDM blocking strategy shown in Algorithm 3.

In the core computation of Algorithm 3, we load b_C times more data of input/output feature maps and reuse the data of convolutional kernels to complete b_C matrix multiplication computation. The *RBW*_{MEM->LDM} is reduced, and the CDR of a CPE is

$$\frac{b_C \times N_i \times \frac{N_o}{8} \times \frac{B_s}{8}/4}{(N_i \times \frac{N_o}{8} + b_C \times N_i \times \frac{B_s}{8} + b_C \times \frac{N_o}{8} \times \frac{B_s}{8})/4},\tag{4}$$

which is greater than Equation (2). The larger b_C we choose, the greater CDR we can get. However,

 b_C is limited by the available size of the LDM, and we can maximize the value to take full advantage of the LDM.

293 3.4 Register-Related Optimization

294 Register-related optimization methods mainly focus on effectively mapping the core computation

295 onto an 8 × 8 CPE mesh. Two key problems are targeted in our work: (i) to realize the register-level

296 data sharing between CPEsto reduce the $RBW_{LDM->REG}$ for each CPE, and (ii) to take full use of

297 the vector register to implement the computation efficiently on a CPE.



Fig. 3. Register communication example on 4×4 CPE mesh.

3.4.1 Register Communication. In the core computation, a CPE is responsible for a $\frac{N_o}{8} \times \frac{B_s}{8}$ 298 block of D_o , which requires an $\frac{N_o}{8} \times N_i$ tile of W and an $N_i \times \frac{B_s}{8}$ tile of N_i . CPEs in the same row 299 of the mesh share the tile of W, and CPEs in the same row of the mesh share the tile of N_i , which 300 perfectly matches the register communication feature of the CPE mesh. However, there are some 301 limitations of the register communication feature: (i) the send and receive buffers designed for 302 the register communication are simply FIFOs with limited size $(4 \times 256 \text{ bits})$; (ii) the data received 303 though the register communication buses has no information of the source CPE; and (iii) if the 304 send and receive buffer are both full, the source CPE will halt. 305

Considering the limitations, we carefully design a register communication strategy for matrix 306 multiplication computation. For simplicity, we take a 4×4 CPE mesh as an example to introduce the design, shown in Figure 3. We label the CPEs with coordinates (0, 0)-(3, 3) from top left 308 to bottom right. D_i , W, and D_o are divided into 4×4 parts and are labeled as $D_i(0, 0)-D_i(3, 3)$, 309 W(0, 0)-W(3, 3), and $D_o(0, 0)-D_o(3, 3)$. For a given pair of (i, j), the computation of $D_o(i, j)$ can 310 be described as follows: 311

$$D_o(i,j) + = \sum_{k=0}^{3} W(i,k) \times D_i(k,j),$$
(5)

which can be done in four steps by CPE(i, j). $D_i(i, j)$, W(i, j), and $D_o(i, j)$ are preloaded into 312 the LDM of CPE(i, j) before executing the core computation. Without loss of generality, we take 313 CPE(2, 1) as an example to show the process. 314

- *Step 0*: First, for all $j \in \{0, 1, 2, 3\}$, CPE(0, j) loads data of $D_i(0, j)$ from the LDM and sends 315 the data to other CPEs in the same column by register communication. Thus, CPE(2, 1) 316 can receive the data of $D_i(0, 1)$. Then, for all $i \in \{0, 1, 2, 3\}$, CPE(i, 0) loads data of W(i, 0) 317 from the LDM and sends the data to CPEs in the same row. CPE(2, 1) can receive the data of 318 W(2, 0). $D_o(2, 1)$ can be loaded from the LDM of CPE so that the computation of $D_o(2, 1)$ + = 319 $W(2, 0) \times D_i(0, 1)$ can be done. 320
- *Step 1*: First, CPEs with coordinates (1, j) load data of $D_i(1, j)$ from the LDM and send the 321 data to CPEs in the same column. Then, CPEs with coordinates (i, 1) load data of W(i, 1) 322 and send CPEs in the same row. Thus, CPE(2, 1) can receive the data of $D_i(1, 1)$ through 323

13:12

W. Zhao et al.



Fig. 4. Register blocking strategy on one CPE.

324 column register communication, and can load W(2, 1) and $D_o(2, 1)$ from the LDM, to 325 compute $D_o(2, 1) + = W(2, 1) \times D_i(1, 1)$.

• Step 2: CPEs with coordinates (2, j) and (i, 2) load the data of $D_i(2, j)$ and W(i, 2), and send to the same column and same row, respectively. Then CPE(2, 1) can receive the data of W(2, 2) through row register communication and load W(2, 2) and $D_o(2, 1)$ from the LDM. The computation of $D_o(2, 1) + = W(2, 2) \times D_i(2, 1)$ can be done.

• *Step 3*: Similarly, CPEs with coordinates (3, j) and (i, 3) load and send the data of $D_i(3, j)$ and 331 W(i, 3), respectively. Correspondingly, CPE(2, 1) can receive W(2, 3) and $D_i(3, 1)$ through 332 row and column register communication, and finally finish the computation of $D_o(2, 1)$ + = 333 $W(2, 3) \times D_i(3, 1)$.

Based on the proposed register communication strategy, the core computation can be done on an 8 × 8 CPE mesh following eight steps with highly efficient data sharing between CPEs.

336 3.4.2 Register Blocking. In each step of the register communication process, the computation 337 task of a CPE is to calculate the matrix multiplication of W(i, j) and $D_i(i, j)$. The size of the blocks 338 are $(\frac{N_o}{8} \times \frac{N_i}{8})$ and $(\frac{N_i}{8} \times \frac{B_s}{8})$, respectively.

For each CPE, there are only 32 vector registers, including the zero register and the stack pointer (*sp*) register, so the number of available registers is less than 30 for the implementation. We should consider to use vectorized computation to improve the data reuse in registers, and to reduce the data dependency to achieve an efficient instruction flow. Therefore, we propose a register blocking strategy to implement the computation in each step. Figure 4 shows the details.

We use four vector registers to load D_i , denoted by A[0:3], and four vector registers to load W, denoted by B[0:3]. In addition, 16 vector registers are used for storing the data of D_o , denoted by C[0:15]. We define the following process as a *kernel task* of the register blocking design:

- First, we load 16 values in a row of D(i, j) into A[0:3], which can be done by 4 *vload* instructions. We load 4 values in a column of W(i, j) and duplicate the values to fill B[0:3], which can be done by 4 *vlde* instructions.
- Second, we load 4×16 values from $D_o(i, j)$ into C[0:15] using 16 *vload* instructions.

• Third, for $i, j \in \{0, 1, 2, 3\}$, we calculate Equation (6) using 16 *vf mad* instructions.

$$C[i+4*j] + = A[i] \times B[j] \tag{6}$$

	Optimizing Convolu	itional Neural Networ	rks on the Sunway Ta	ihuLight Supe	ercomputer 13	3:13
--	--------------------	-----------------------	----------------------	---------------	---------------	------

(a)	(b)
InLoop:	InLoop:
1 vload A[0],ptrA,0	1 vtmad A[0], B[0], C[0] vlde B[1] ptrB 4
2 vload A[1],ptrA,4	2 vfmad $A[1], B[0], C[1]$
3 vload A[2],ptrA,8	<pre>vlde B[2],ptrB,8</pre>
4 add ptrA, offsetA, ptrA	3 vfmad A[2], B[0], C[2]
vload A[3],ptrA,12	4 vfmad $A[3], B[0], C[3]$
5 vlde B[0],ptrB,0	add ptrB, offsetB, ptrB
6 vlde B[1],ptrB,4	5 vfmad A[0], B[1], C[4]
7 vlde B[2],ptrB,8	6 vfmad A[1], B[1], C[5]
8 add ptrB, offsetB, ptrB	cmp cNi, (<i>Ni/8</i> -1)
vlde B[3],ptrB,12	7 vfmad A[2], B[1], C[6]
9 vfmad A[0], B[0], C[0]	9 vfmad A[0], B[2], C[8]
10 vfmad A[1], B[0], C[1]	10 vfmad A[1], B[2], C[9]
11 vfmad A[2], B[0], C[2]	11 vfmad A[2], B[2], C[10] 12 vfmad A[2], $P[2]$, C[11]
12 vfmad A[3], B[0], C[3]	vlde B[0],ptrB,0
13 vfmad A[0], B[1], C[4]	13 vfmad A[0], B[3], C[12]
14 vfmad A[1], B[1], C[5]	vload A[0],ptrA,0
15 vfmad A[2], B[1], C[6]	vload A[1], ptrA,4
16 vfmad A[3], B[1], C[7]	15 vfmad A[2], B[3], C[14]
17 vfmad A[0], B[2], C[8]	vload A[2],ptrA,8
18 vfmad A[1], B[2], C[9]	vload A[3], ptrA, 12
19 vfmad A[2], B[2], C[10]	17 add ptrA, offsetA, ptrA
20 vfmad A[3], B[2], C[11]	bne InLoop
21 vfmad A[0], B[3], C[12]	
22 vfmad A[1], B[3], C[13]	
23 vfmad A[2], B[3], C[14]	
cmp cNi, (<i>Ni/8</i> -1)	
24 vfmad A[3], B[3], C[15]	
add cNi, 1, cNi	
25 cmp cNi, Ni	
26 bne InLoop	

Fig. 5. Instruction-related optimization for the kernel task.

In addition, 24 registers are used in the kernel task. As we can see from Figure 4, to finish the 352 calculation of 4×16 values of $D_o(i, j)$, $\frac{N_i}{8}$ kernel tasks are required. During this process, A[0:3] and 353 B[0:3] are reloaded for $\frac{N_i}{8}$ times, whereas C[0:15] only need to be loaded once in the first kernel 354 task, which improves the data reuse at register level and thus reduces the $RBW_{LDM->REG}$. Because 355 there is no data dependency between the vfmad instructions in a kernel task, one instruction can 356 be issued in each CPU cycle, which can increase the EE of the implementation. 357

3.5 Instruction-Related Optimization

358

We adopt instruction-related optimization methods to overlap the data loading and computation 359 instructions and to further improve the EE in the kernel task. Figure 5(a) shows the instruction 360 flow based on a direct implementation of the kernel task. It takes 26 CPU cycles to issue the 361 instructions, among which there are 16 vfmad instructions. The EE is 16/26 = 61.5%. As we can 362

13:14

ALGORITHM 4: 4-CG Implementation of the Convolution Algorithm

1: //Assume that $IN[R_i][C_i][N_i][B_s]$, $OUT[R_o][C_o][N_o][B_s]$, $CONVW[K_r][K_c][N_o][N_i]$, and $b[N_o]$ are input/output feature maps, convolutional kernels, and bias 2: $//K_r = K_c = K$ represent the number of rows and columns of a two-dimensional convolutional kernel 3: //W, \tilde{W} and D_i , $\tilde{D_i}$ represent the double buffering for weight and input feature maps 4: //The output images OUT are initialized with the bias b5: //Parallel execution on four CGs 6: **for** cq := 0 : 1 : 4 **do for** $cR_o := 0 : 1 : \frac{R_o}{4}$ **do** 7: for $cC_o := 0 : b_C : C_o$ do 8: DMA get $D_o[0:b_C][0:N_o][0:B_s] \leftarrow OUT[cg \times \frac{R_o}{4} + R_o][cC_o:cC_o + b_C][0:N_o][0:B_s]$ 9: **for** $cK_r := 0 : 1 : K_r$ **do** 10: for $cK_c := 0 : 1 : K_c$ do 11: DMA get: 12: $\tilde{W}[0:N_o][0:N_i] \leftarrow CONVW[cK_r][cK_c][0:N_o][0:N_i]$ 13: $\tilde{D_i}[0:b_C][0:N_i][0:B_s] \leftarrow IN[cg \times \frac{R_o}{4} + cR_o + cK_r][cC_o + cK_c:cC_o + cK_r + b_C][0:C_o + cK_r + cK_$ 14: $N_i] [0:B_s]$ **for** $cb_C := 0 : 1 : b_C$ **do** 15: **Core computation:** $D_o[cb_C] + = W \times D_i[cb_C]$ 16: end for 17: Check DMA get $\tilde{W}, \tilde{D_i}$ finished. 18: 19: Exchange W, D_i with $\tilde{W}, \tilde{D_i}$ 20: end for end for 21: end for 22: $OUT[cg \times \frac{R_o}{4}][cC_o : cC_o + b_C][0 : N_o][0 : B_s] = D_o[0 : b_C][0 : N_o][0 : B_s]$ 23: 24: end for 25: end for

see, in cycles 4, 8, 23, and 24, two instructions can be issued to pipeline P0 and P1 simultaneously,
because there is no data dependency and the instructions can be executed on P0 and P1 separately.
Only data loading instructions (*vldr* can load the data into a vector register and send out through
row register communication) are issued in the first few cycles, which will lower the EE of the
implementation.

Considering that $\frac{N_i}{8}$ kernel tasks are required to calculate a 4 × 16 block of $D_o(i, j)$, we unroll the $\frac{N_i}{8}$ kernel tasks and reorder the instructions to overlap the *vldr* instructions of a kernel task with the *vf mad* instructions at the end of the previous kernel task. The implementation after loop unrolling and instructions reordering is shown in Figure 5(b), where only 17 CPU cycles are required to finish a kernel task and the EE is improved to 16/17 = 94.1%.

373 3.6 CG-Level Parallel Scheme

Based on the preceding optimization methods, the convolution algorithms can be mapped onto a CG efficiently. Considering that there are four CGs in a SW26010 processor, we can further design the parallel scheme for four CGs. The simplest but most efficient way is to introduce parallelism on the outermost loop (R_o). As discussed in Section 2.2, data can be shared by four CGs without extra data copy. Therefore, we can set the data of input/output feature map, convolutional kernel, and bias to the shared mode, and implement a four-CG convolution algorithm as shown in Algorithm 4.

ALGORITHM 5: Configuration Generation Algorithm

1: Test Set $1: B_s = 128, R_o = C_o = 32, K = 3$ 2: for $N_o = 64$; $N_o <= 384$; $N_o + = 64$ do for $N_i = 64$; $N_i <= 384$; $N_i + = 64$ do 3: 4: $CONV(B_s, N_i, N_o, R_o, C_o, K)$ end for 5: 6: end for 7: Test Set 2 : $B_s = 128, N_i = N_o = 128, K = 3$ 8: for $R_o = C_o = 8$; $R_o <= 128$; $R_o + = R_o$, $C_o + = C_o$ do $CONV(B_s, N_i, N_o, R_o, C_o, K)$ 9: 10: end for 11: Test Set 3 : $B_s = 128$, $N_i = N_o = 128$, $R_o = C_o = 64$ 12: **for** K = 3; K <= 11; K + = 2 **do** $CONV(B_s, N_i, N_o, R_o, C_o, K)$ 13: 14: end for 15: Test Set $4: N_i = N_o = 128, R_o = C_o = 64, K = 128$ 16: **for** *Bs* = 32; *Bs* <= 512; *Bs** = 2 **do** $CONV(B_s, N_i, N_o, R_o, C_o, K)$ 17: 18: end for

3.7 Single-Precision Support

During the preceding design and optimization process, we consider double precision (64 bits) as the381data representation for both feature maps and weights. However, unlike in most scientific applica-382tions, single precision (32 bits) is sufficient for training CNN models in deep learning applications.383Therefore, to support practical CNN training tasks, we further improve our optimized algorithm384implementation to support single-precision operations.385

Originally designed for supporting major scientific applications that mostly rely on double-386 precision data types, the features of the SW26010 architecture, such as vectorized instructions 387 and register communication operations, are generally more suitable to handling double-precision 388 operations. There is no special optimization on hardware for single-precision operations on 389 SW26010. Therefore, theoretically, the peak performance for single-precision computation is 390 equal to that for double precision. In practice, there will be performance loss due to the lack 391 of support for single-precision operation in the instruction set, which will be discussed in the 392 following. 393

A straightforward way to support single precision is to redesign the kernel task instruction 394 flow based on single-precision instructions. The major problem is that there is no instruction like 395 *vldr* or *vlddec* for single-precision data in the instruction set of SW26010. Instead, we should first 396 load four single-precision data into a vector register using the *vlds* or *vldse* instruction, then call 397 register communication using the *putr* or *putc* instruction. Therefore, for single precision, the 398 instruction flow of the kernel task has eight more instructions than the double-precision imple-399 mentation shown in Figure 5, and more importantly, these instructions cannot be overlapped by 400 computation instructions due to the register dependency. Eight more cycles in the kernel task will 401 lower the EE to 16/(17 + 8) = 64%, which indicates that the overall performance loss will be more 402 than 30% (compared to 94.1%). 403

In the straightforward way, all data accessed in the kernel task requires extra cycles. Considering that there is data reused in the core computation (e.g., W will be reused cb_C times), we propose another way to reduce the overall extra cycles for single-precision data access, called 406

ACM Transactions on Architecture and Code Optimization, Vol. 15, No. 1, Article 13. Publication date: March 2018.

380

Specifi	ications	SW26010	NVIDIA K40m	NVIDIA K80m	
Release Year		2014	2013	2014	
TDP		250W	235W	375W	
Number	of Cores	260	2,880 (15 SM ¹)	4,992 (26 SM)	
Memory	Capacity	32GB	12GB	24GB	
	Bandwidth	144GB/s	288GB/s	480GB/s	
Peak Perf.	Float	3.02TFlops	4.29TFlops	8.74TFlops	
	Double	3.02TFlops	1.43TFlops	2.91TFlops	

Table 3. Specifications of SW26010 and the K40m/K80m GPU

¹Each streaming multiprocessor (SM) has 192 CUDA cores.

407 a *float2double* implementation. After we load the data from the main memory to the LDM, we 408 cast the single-precision data in the LDM to double precision and then do the core computation 409 in double precision. Correspondingly, we cast the double-precision data to single precision 410 before storing the computation results back to the main memory. The data casting can be 411 implemented using a flow of *vlds/vsts* (for single-precision) and *vldd/vstd* (for double-precision)

412 instructions.

413 3.8 Evaluation

To show the performance improvement obtained from the proposed algorithm design and optimization methods, we first evaluate the performance of the implementation based on double precision.

417 Different convolutional layer configurations listed in Table 1 will lead to different practical 418 performance. Since the configurations change with CNN models and applications irregularly, 419 it is unnecessary to traverse all possibilities. Therefore, we derive the test cases according to 420 Algorithm 5, where four sets of test cases are generated targeting different values of N_i/N_o , 421 Ro(Co) K, and B_s separately.

Table 3 lists the specifications of SW26010 and NVIDIA K40/K80 GPUs. Taking the peak performance in both single and double precision into consideration, we choose the K40m GPU as a comparison to SW26010 in our evaluation. We run the test cases using our implementation and the convolution subroutine of cuDNN (v5.1) on the NVIDIA K40m GPU. The evaluation results are summarized into four categories to show how the performance changes with different configurations as shown in Figures 6 and 7.

428 As we can see from Figure 6(a), the performance of our implementation is more sensitive to 429 the value of N_i . As discussed in Section 3.4.2, in each step of the register communication process, $\frac{N_i}{8}$ kernel tasks are executed. Therefore, larger N_i will lead to a longer process with consecutive 430 431 kernel tasks, which can provide better performance. Figure 7(a) shows that the performance with 432 a small value of R_o (and C_o) is relatively low, which is because we use a double buffering design to achieve the overlap of the data access from main memory to the LDM and the core computation. 433 434 The design can be considered as a pipeline, and there is a starting phase at the beginning of the process. Small R_o and C_o will shorten the pipeline and therefore lower the overall performance. 435 436 The performance with different N_o and different K is relatively stable according to Figure 6(b) and 437 Figure 7(b).

In Figure 7(c), small B_s (e.g., 32 and 64) cannot take full use of the 8 × 8 CPE mesh, so the performance penalty of the proposed implementation is quite apparent. For large B_s (e.g., 256 and

ACM Transactions on Architecture and Code Optimization, Vol. 15, No. 1, Article 13. Publication date: March 2018.



(a) Average performance of different Ni



(b) Average performance of different No

Fig. 6. Performance evaluation on Ni and No (vs. cuDNNv5.1 on the K40m GPU in double precision).

512), the performance improvement is also apparent since large B_s will benefit the performance 440 of the innermost matrix multiplication computation in our design. 441

Considering all test cases, the performance of our implementation ranges from 1.3TFlops to 442 2.0TFlops, and the average performance is about 1.68TFlops, which is about 56% of the peak performance of SW26010. For the evaluation of cuDNN on the K40m GPU, the average performance is 444 about 0.47TFlops. The peak double-precision performance of K40m is 1.43TFlops, so the efficiency 445 of cuDNN is about 32%. Compared to cuDNN, our work can achieve about 3.6 times speedup on 446 performance and about 24% improvement on hardware efficiency. 447

To illustrate the effectiveness of the optimization methods proposed in this article, we show the 448 performance of the implementations after adopting different optimization methods in Figure 8. 449 In our work, we take the implementation of Algorithm 2 as the basic version and follow the 450 steps of adopting vectorization design, LDM-related optimization, register-related optimization, 451 and instruction-related optimization successively, which forms an optimization process guided 452 by the performance model. Finally, we propose four-CG parallelization design and introduce 453 the implementation based on Algorithm 4. As we can see, in the optimization process, distinct 454 performance improvement can be achieved in each step, and 48 times speedup is achieved in total. 455

Generally speaking, some of the proposed optimization techniques, such as vectorization, 456 register blocking, and instruction-related optimization, are also applicable to other heterogeneous 457 architectures, such as the GPU and Intel Xeon Phi. In our work, we consider the features of 458



(a) Average performance of different Ro(Co)



(b) Average performance of different K



(c) Average performance of different Bs

Fig. 7. Performance evaluation on Ro(Co), K, and Bs (vs. cuDNNv5.1 on the K40m GPU in double precision).

ACM Transactions on Architecture and Code Optimization, Vol. 15, No. 1, Article 13. Publication date: March 2018.



Fig. 8. Performance improvement after adopting different optimization methods.



Fig. 9. Average performance and efficiency in float/double precision (training VGG-16 model).

the SW26010 many-core architecture and customize the practical optimization strategies for 459 these general optimization techniques. In addition, other optimization techniques, such as LDM 460 utilization and register communication, are specific to the SW26010 architecture. In summary, 461 both the architecture-specific optimization techniques and the architecture-customized strategies 462 for general optimization techniques are considered as *architecture-oriented* optimization methods, 463 which can also be general for other application and algorithm optimization problems on the 5W26010 many-core architecture. 465

We further evaluate the performance of our convolution implementation based on singleprecision data representation, which is generally used in the practical training process of CNN 467 models. As discussed in Section 3.7, a straightforward implementation and a float2double implementation are proposed. In the experiment, we train VGG-16 [21] with both float and double data 469 precision based on our work on SW26010 and cuDNN on K40m. There are 13 convolutional layers with different configurations in VGG-16. We show the average performance and hardware 471 efficiency of the convolutional layers in Figure 9. 472

Considering the performance on SW26010, the float2double implementation has about 10% improvement on the hardware efficiency over the straightforward implementation. Therefore, we adopt the float2double implementation when training CNN models with single precision. To support more efficient computation in lower data precisions, such as single or half precision, further improvement to the SW26010 architecture is necessary and should target two main aspects. The first is to provide optimized SIMD operations for lower data precisions, such as 8× SIMD in single precision or 16× SIMD in half precision, which can be realized by using the current 256-bit vector 479

13:20

registers and adopting hardware optimization for the ALU part in CPEs. The second aspect is to support more completed low precision instructions (e.g., *vldr* for single/half precision), so as to improve the overlapping of computation and data access (or data transferring).

483 4 TRAINING PROCESS OPTIMIZATION

Based on the proposed algorithm optimization methods in Section 3, we further design the swDNN
library and a customized Caffe framework, called *swCaffe*, which can provide a complete solution
to train CNN models on the Sunway TaihuLight supercomputer.

487 4.1 swDNN Library

488 Section 3 focused on detailed algorithm and code optimization methods for convolution algorithm, 489 which is the most computational intensively part in a CNN. To provide a high-performance so-490 lution for the complete training process of a CNN on the Sunway TaihuLight supercomputer, we 491 further put efforts on optimizing the computation of all kinds of layers with all possible conditions, 492 as well as the backward propagation process to support practical CNN models.

493 First, we consider different conditions for a convolutional layer. The proposed implementation 494 performs well when the numbers of input and output channels are large enough to assign the 495 tasks to all CPEs. Usually for the first few layers in a practical CNN, the number of channels is 496 small. In this case, the performance of the proposed implementation is poor, so we provide an 497 alternate implementation based on a time-domain transformation method proposed by Jia et al. 498 [13], which contains an Img2Col function to transform the input maps to a matrix and a general 499 matrix-matrix multiplication (GEMM) function to do the computation. The GEMM implementation 500 on SW26010 shares the same core computation with the proposed convolution algorithm, so we can skip over the optimization details for brevity. Different implementations are chosen under 501 502 different conditions, together to support all kinds of convolutional layers.

The fully connected layer, which is realized through matrix multiplication, involves the second largest amount of computation in a CNN. The implementation is also based on GEMM.

505 In addition to the computation-intensive layers, such as convolutional and fully connected layers, other layers can be considered as memory-intensive layers, such as pooling layers, 506 507 normalization layers, and activation function layers. Memory access bandwidth is the key factor 508 that affects the performance of these layers. As shown in Algorithms 1 and 3, the original data layout is (B_s, N_o, R_o, C_o) and the optimized data layout is (R_o, C_o, N_o, B_s) . Therefore, as discussed in 509 510 Section 3.1, we propose parallel implementations using CPEs with task partition along the output channel dimension(N_o), which in both data layout cases can guarantee a successive memory 511 512 access with large granularity, so as to take fully advantage of the memory bandwidth. Similarly, 513 data transformation operations, such as the data layout and Img2Col transformation can also be 514 accelerated using CPEs.

515 Usually the output layer of a CNN is a softmax layer. The algorithm of softmax is hard to be 516 parallelized, and the computation amount of the softmax layer is rather small. Therefore, there is 517 no need to design a CPE-based implementation for the softmax layer.

518 Each iteration of the training process contains a forward process and a backward process. The 519 preceding implementations are focused on the forward process. The output of a forward process 520 is the classification results given by the current model. In the backward process, we first evaluate 521 the error of the output results referring to the true labels of the input samples. Then we propagate 522 the error back from the output layer to the input layer and adjust the weights in the layers to 523 minimize the error. In each layer, the backward process shares similar computation patterns 524 with the forward process but involves approximately twofold computation operations for both 525 error propagation and weight update. Therefore, the algorithm design and optimization for the

			Parallel Strategy		
Layers	Conditions	Using CPE	1-CG	4-CG	
Convolution	Ni and No ≥ 64	YES	Data Transform + Proposed metho		
Convolution	Ni or No < 64	YES	Img2Col + GEMM	On batch size	
Fully connected		YES	GEMM	On batch size	
Pooling	Max/Min/Avg	YES	On output channel	On batch size	
Activation Function	ReLU, Tanh, etc.	YES	On output channel	On batch size	
Normalization		YES	On output channel	On batch size	
Softmaxr		NO	None (only MPE)	On batch size	

Table 4. Summary of the swDNN Library

backward process of a layer is similar to the forward process but has different input/output data. 526 We implement CPE-based backward process for each layer to provide a highly efficient backward 527 propagation in the training process. 528

Integrating the preceding implementations for different layers and corresponding data trans-529 formation functions, we present a library for accelerating deep neural networks on the SW26010 530 many-core architecture, called swDNN. A summary of the swDNN library is shown in Table 4. For 531 each subroutine in swDNN, we provide two implementations. The basic implementation utilizes 532 one CG of SW26010. For the training process of large CNN models, we provide four-CG parallel 533 implementation to take advantage of the all-shared memory. The four-CG parallel strategy is to 534 adopt the task partition along the outermost dimension of the data. For the convolutional layers 535 with optimized data layout, the outermost dimension is R_{o} , as introduced in Section 3.6. For other 536 layers with the original data layout, the outermost dimension is batch size (B_s) . 537

4.2 swCaffe Framework

538

To support more efficient CNN model development and training task deployment, we port Caffe,
an open-source deep learning framework, onto the Sunway TaihuLight supercomputer. The origi-
nal Caffe calls the BLAS library to do the arithmetic computation. On Sunway TaihuLight, swBLAS
is one of the fundamental libraries that provide CPE-based implementations on one CG. We con-
sider the Caffe framework depending on swBLAS as the basic version, which has no specialized
optimization for the CNN models.549

Based on the basic version, we propose three optimization methods to customize the Caffe 545 framework for the SW26010 many-core architecture, and finally we present swCaffe. 546

First, we implement swDNN-based layers, as listed in Table 4, to substitute for the original 547 implementations of different layers in Caffe. 548

Second, we add new data transformation layer to swCaffe. In most CNN models, there are con-549 secutive convolutional layers and pooling layers that can be accelerated with optimized data lay-550 out, such as the 2nd to 5th convolutional layers in AlexNet [14] and the 2nd to 13th convolutional 551 layers in VGG-16. Here we take the convolutional layers in VGG-16 as examples. If we do data 552 transformation for input/output feature maps and weights in each layer, the data transformation 553 time is about 27% of the total execution time of all convolutional layers, as listed in Table 5. We add 554 a dedicated data transformation layer into swCaffe so that for the consecutive convolutional layers, 555 the data transformation of input/output feature maps is performed only once. The data transfor-556 mation time is reduced to 16% of the total execution time of all convolutional layers. Specifically, 557 the data transformation time for feature maps is reduced to about one fourth (from 3.16s to 0.73s). 558

			Data Transformation			
		Computation	Weights	Feature Maps	Total	Total
Without	Time(s)	13.55	1.86	3.16	5.02	18.57
Data Trans. Layer	Percentage	73%	10%	17%	27%	100%
With	Time(s)	13.49	1.83	0.73	2.56	16.05
Data Trans. Layer	Percentage	84%	11%	5%	16%	100%

Table 5. Computation and Data Transformation Time of swCaffe With/Without a Data Transformation Layer (One Iteration of Training VGG-16 with $B_s = 128$)



Fig. 10. (a) Caffe using a four-CG implementation in swDNN. (b) Four-CG design for swCaffe.

Third, we extend swCaffe to support a four-CG parallel in the complete training process. A 559 560 straightforward way is to utilize four-CG implementations in swDNN for each layer, and the par-561 allel process is shown in Figure 10(a). As we can see, the training process is started on CG 0. For layers that have four-CG parallel implementations in swDNN, we call *pthread_create* to start three 562 563 computing threads on CG1-CG3. After the computation finished, we call *pthread_join* to release 564 the computing threads and continue the process on the main thread. In a CNN model, when most 565 of the layers are based on swDNN, calling pthread_create and pthread_join repeatedly will lead to 566 a relatively large overhead for creating or releasing the thread context.

Addressing the preceding problems, we propose a framework-level parallelization design as shown in Figure 10(b). At the beginning of the process, we call pthread_create to start four threads on four CGs, all of which will be activated during the whole training process. For layers that can be implemented in parallel, such as Layer 1 in Figure 10, computation can be done in four CGs without extra overhead. For layers that cannot be implemented in parallel, such as Layer 2, we first call a simple synchronization function to guarantee that all four threads are at the same stage, then do the

ACM Transactions on Architecture and Code Optimization, Vol. 15, No. 1, Article 13. Publication date: March 2018.

ALGORITHM 6: Description of Synchronization Function

1: //Initialization 2: set NThread = 43: //Signal[NThread] is used to initiate synchronization 4: //Respond[NThread] is used to confirm synchronization 5: **for** *i* := 0 : 1 : *NThread* **do** set Signal[i] = 06: set Respond[i] = 07: 8: end for 9: //Function definition 10: define Simple_Sync(): 11: set thread_id = get_thread_id() 12: if thread id == 0 then **for** *i* := 1 : 1 : *NThread* **do** 13: set *Signal*[*i*] = 1 //initiating synchronization on CG 0 14: end for 15: set nRespond = NThread - 116: while *nRespond* > 0 do 17: //waiting for the confirmation from CG 1, 2, 3 18: **for** *i* := 1 : 1 : *NThread* **do** 19: if Respond[i] == 1 then 20: set nRespond = nRespond - 121: 22: set Respond[i] = 0end if 23: end for 24: end while 25: 26: else //waiting for synchronization on CG 1,2,3 27: **while** *Signal*[*thread_id*]! = 1 **do** 28: //waiting for synchronization signal 29: end while 30: set $Signal[thread_id] = 0$ 31: 32: set *Respond*[*thread_id*] = 1 //set the confirmation 33: end if

computation on CG 0, and finally call the synchronization function again to continue the process573on four CGs. Algorithm 6 describes the synchronization function(*Simple_Sync()*), which is based574on an handshake (initiation-confirmation) strategy through the semaphore (*Signal*[*NThread*] and575*Respond*[*NThread*]) stored in the shared memory.576

4.3 Evaluation

The performance of a complete training process is evaluated based on the training VGG-16 model, 578 which is one of the typical and widely used CNN models. To show the performance improvement 579 obtained from different framework-level optimization methods, we train VGG-16 using three versions of Caffe on Sunway TaihuLight, including the following: 581

577

- *Caffe-swBLAS*: The basic swBLAS-based Caffe, utilizing only one CG on SW26010. 582
- *Caffe-swDNN*: Caffe with swDNN-based layer implementations, utilizing four CGs on 583 SW26010. 584

ACM Transactions on Architecture and Code Optimization, Vol. 15, No. 1, Article 13. Publication date: March 2018.

Q3



Fig. 11. Performance evaluation of the training VGG-16 model.

swCaffe: swDNN-based Caffe with customized data transformation layers and framework
 parallelization design for four CGs.

For comparison, we provide the performance of training VGG-16 with Caffe on Intel multicore CPUs ($2 \times E5$ -2670v3, 24 cores, with 128GB memory) and the NVIDIA K40m GPU. The training dataset is the ImageNet (ILSVRC) 2012 image classification dataset. We use *sample per second* (*sample/s*) as the metric to show the average training speed. Results are shown in Figure 11.

As we can see, for the single-precision-based training process, the proposed swCaffe framework can achieve about 4.6 times speedup over the basic swBLAS-based framework, mainly because of the utilization of four CGs. In addition, the optimization targeting data transformation layers and four-CG parallelization can provide about 20% (speedup from 3.8× to 4.6×) performance improvement. Overall, the proposed optimization methods are proven to be effective.

596 Compared to CPU and GPU results, swCaffe is 4.6 times more efficient than two 12-core CPUs 597 (based on OpenBLAS) and is nearly half the performance of K40m (based on cuDNNv5.1). As a 598 supplement, the performance of the double-precision-based training process is also provided. The 599 double-precision performance of swCaffe is even higher than the single-precision performance on 500 SW26010, and is 8.9 and 1.8 times that of CPUs and the K40m GPU, respectively.

601 5 CONCLUSIONS

In this article, we present our work on optimizing the CNN on the SW26010 many-core processor.
We propose architecture-oriented optimization methods for the algorithm implementation and
framework parallelization. Based on the proposed optimization methods, we develop a customized
deep learning library (swDNN) and a customized Caffe framework (swCaffe).

Evaluation results show that the proposed optimization methods can bring 48 times performance improvement to the convolution routine in swDNN compared to the basic implementation. The optimized swCaffe framework achieves 4 times performance improvement for the complete training process of the VGG-16 network compared to the original Caffe with swBLAS. Moreover, the proposed convolution routine in swDNN and the swCaffe framework show nearly half the performance of the cuDNN library (on a K40m GPU) in single precision while achieving 3.6 times and 1.8 times speedup over cuDNN (on a K40m GPU) in double precision, respectively.

613 The presented work can provide highly efficient solutions for training CNN models with the 614 SW26010 many-core processor. Moreover, it proves the capability of deploying large-scale deep 615 learning applications on the Sunway TaihuLight supercomputer.

ACM Transactions on Architecture and Code Optimization, Vol. 15, No. 1, Article 13. Publication date: March 2018.

REFERENCES

- Martín Abadi, Ashish Agarwal, Paul Barham, Eugene Brevdo, Zhifeng Chen, Craig Citro, Greg S. Corrado, et al. 2016.
 TensorFlow: Large-scale machine learning on heterogeneous distributed systems. arXiv:1603.04467.
 617
- [2] Kumar Chellapilla, Sidd Puri, and Patrice Simard. 2006. High performance convolutional neural networks for document processing. In *Proceedings of the 10th International Workshop on Frontiers in Handwriting Recognition*.
 619
- [3] Tianshi Chen, Zidong Du, Ninghui Sun, Jia Wang, Chengyong Wu, Yunji Chen, and Olivier Temam. 2014. Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning. ACM SIGPLAN Notices 49, 269–284.
 620
- [4] Tianqi Chen, Mu Li, Yutian Li, Min Lin, Naiyan Wang, Minjie Wang, Tianjun Xiao, Bing Xu, Chiyuan Zhang, and Zheng Zhang. 2015. MXNet: A flexible and efficient machine learning library for heterogeneous distributed systems.
 624 625
- [5] Yunji Chen, Tao Luo, Shaoli Liu, Shijin Zhang, Liqiang He, Jia Wang, Ling Li, et al. 2014. DaDianNao: A machinelearning supercomputer. In *Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture*.
 627 IEEE, Los Alamitos, CA, 609–622.
- [6] Sharan Chetlur, Cliff Woolley, Philippe Vandermersch, Jonathan Cohen, John Tran, Bryan Catanzaro, and Evan Shelhamer. 2014. cuDNN: Efficient primitives for deep learning. arXiv:1410.0759.
 630
- [7] Ronan Collobert, Samy Bengio, and Johnny Marithoz. 2002. Torch: A Modular Machine Learning Software Library.
 631
 632
- [8] George E. Dahl, Dong Yu, Li Deng, and Alex Acero. 2011. Context-dependent pre-trained deep neural networks for large-vocabulary speech recognition. *IEEE Transactions on Audio Speech and Language Processing* 20, 1, 30–42.
 634
- [9] Zidong Du, Robert Fasthuber, Tianshi Chen, Paolo Ienne, Ling Li, Tao Luo, Xiaobing Feng, Yunji Chen, and Olivier 635
 Temam. 2015. ShiDianNao: Shifting vision processing closer to the sensor. ACM SIGARCH Computer Architecture 636
 News 43, 92–104. 637
- [10] Jiarui Fang, Haohuan Fu, Wenlai Zhao, Bingwei Chen, Weijie Zheng, and Guangwen Yang. 2017. swDNN: A library for accelerating deep learning applications on Sunway TaihuLight. In *Proceedings of the Parallel and Distributed Processing Symposium*. 615–624.
 638
 639
 640
- [11] Haohuan Fu, Junfeng Liao, Jinzhe Yang, Lanning Wang, Zhenya Song, Xiaomeng Huang, Chao Yang, et al. 2016. The Sunway TaihuLight supercomputer: System and applications. *Science China Information Sciences* 59, 7, 072001.
 642
- [12] Geoffrey Hinton, Li Deng, Dong Yu, George E. Dahl, Abdel Rahman Mohamed, Navdeep Jaitly, Andrew Senior, Vincent Vanhoucke, Patrick Nguyen, and Tara N. Sainath. 2012. Deep neural networks for acoustic modeling in speech recognition: The shared views of four research groups. *IEEE Signal Processing Magazine* 29, 6, 82–97.
- [13] Yangqing Jia, Evan Shelhamer, Jeff Donahue, Sergey Karayev, Jonathan Long, Ross Girshick, Sergio Guadarrama, and Trevor Darrell. 2014. Caffe: Convolutional architecture for fast feature embedding. In *Proceedings of the 22nd ACM International Conference on Multimedia*. ACM, New York, NY, 675–678.
- [14] Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2012. ImageNet classification with deep convolutional neural networks. In Advances in Neural Information Processing Systems. 1097–1105.
 650
- [15] Andrew Lavin. 2015. maxDNN: An efficient convolution kernel for deep learning with maxwell GPUs. 651 arXiv:1501.06633. 652
- [16] Andrew Lavin and Scott Gray. 2016. Fast algorithms for convolutional neural networks. In *Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition*. 4013–4021.
 654
- [17] Daofu Liu, Tianshi Chen, Shaoli Liu, Jinhong Zhou, Shengyuan Zhou, Olivier Teman, Xiaobing Feng, Xuehai Zhou,
 655 and Yunji Chen. 2015. PuDianNao: A polyvalent machine learning accelerator. ACM SIGARCH Computer Architecture News 43, 369–381.
- [18] Michael Mathieu, Mikael Henaff, and Yann LeCun. 2013. Fast training of convolutional networks through FFTs. 658 arXiv:1312.5851.
- [19] Jiantao Qiu, Jie Wang, Song Yao, Kaiyuan Guo, Boxun Li, Erjin Zhou, Jincheng Yu, et al. 2016. Going deeper with embedded FPGA platform for convolutional neural network. In *Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*. ACM, New York, NY, 26–35.
- [20] D. Silver, A. Huang, C. J. Maddison, A. Guez, L. Sifre, G. Van den Driessche, J. Schrittwieser, I. Antonoglou, V. Panneershelvam, and M. Lanctot. 2016. Mastering the game of go with deep neural networks and tree search. *Nature* 529, 7587, 484.
- [21] Karen Simonyan and Andrew Zisserman. 2014. Very deep convolutional networks for large-scale image recognition.
 666 arXiv:1409.1556.
- [22] Yi Sun, Xiaogang Wang, and Xiaoou Tang. 2014. Deeply learned face representations are sparse, selective, and robust.
 In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition. 2892–2900.
 669
- [23] Nicolas Vasilache, Jeff Johnson, Michael Mathieu, Soumith Chintala, Serkan Piantino, and Yann LeCun. 2014. Fast convolutional nets with fbfft: A GPU performance evaluation. arXiv:1412.7580.
 671

13:26

W. Zhao et al.

- [24] Matthew D. Zeiler and Rob Fergus. 2014. Visualizing and understanding convolutional networks. In *Computer Vision— ECCV 2014.* Lecture Notes in Computer Science, Vol. 8689. Springer, 818–833.
- 674 [25] Chen Zhang, Peng Li, Guangyu Sun, Yijin Guan, Bingjun Xiao, and Jason Cong. 2015. Optimizing FPGA-based accel 675 erator design for deep convolutional neural networks. In *Proceedings of the 2015 ACM/SIGDA International Symposium* 676 on Field-Programmable Gate Arrays. ACM, New York, NY, 161–170.
- 677 [26] Chen Zhang, Di Wu, Jiayu Sun, Guangyu Sun, Guojie Luo, and Jason Cong. 2016. Energy-efficient CNN implementa-
- tion on a deeply pipelined FPGA cluster. In *Proceedings of the 2016 International Symposium on Low Power Electronics and Design*. ACM, New York, NY, 326–331.
- 680 [27] Wenlai Zhao, Haohuan Fu, Wayne Luk, Teng Yu, Shaojun Wang, Bo Feng, Yuchun Ma, and Guangwen Yang. 2016. F-
- CNN: An FPGA-based framework for training convolutional neural networks. In *Proceedings of the IEEE International* Conference on Application-Specific Systems, Architectures, and Processors. 107–114.

683 Received June 2017; revised December 2017; accepted January 2018